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Abstract—Dynamic circuits are well suited for applications
that require predictable service with a constant bit rate for a
prescribed period of time, such as cloud computing and e-science
applications. Past research on upstream transmission in passive
optical networks (PONs) has mainly considered packet-switched
traffic and has focused on optimizing packet-level performance
metrics, such as reducing mean delay. This study proposes and
evaluates a dynamic circuit and packet PON (DyCaPPON) that
provides dynamic circuits along with packet-switched service.
DyCaPPON provides (i) flexible packet-switched service through
dynamic bandwidth allocation in periodic polling cycles, and
(ii) consistent circuit service by allocating each active circuit
a fixed-duration upstream transmission window during each
fixed-duration polling cycle. We analyze circuit-level performance
metrics, including the blocking probability of dynamic circuit
requests in DyCaPPON through a stochastic knapsack-based
analysis. Through this analysis we also determine the bandwidth
occupied by admitted circuits. The remaining bandwidth is
available for packet traffic and we conduct an approximate
analysis of the resulting mean delay of packet traffic. Through
extensive numerical evaluations and verifying simulations we
demonstrate the circuit blocking and packet delay trade-offs in
DyCaPPON.
Index Terms—Dynamic circuit switching; Ethernet Passive
Optical Network; Grant scheduling; Grant sizing; Packet delay;
Stochastic knapsack.
I. INTRODUCTION
Optical networks have traditionally employed three main
switching paradigms, namely circuit switching, burst switch-
ing, and packet switching, which have extensively studied re-
spective benefits and limitations [2]–[5]. In order to achieve the
predictable network service of circuit switching while enjoying
some of the flexibilities of burst and packet switching, dynamic
circuit switching has been introduced [6]. Dynamic circuit
switching can be traced back to research toward differentiated
levels of blocking rates of calls [7]. Today, a plethora of
network applications ranging from the migration of data and
computing work loads to cloud storage and computing [8] as
well as high-bit rate e-science applications, e.g., for remote sci-
entific collaborations, to big data applications of governments,
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private organizations, and households are well supported by
dynamic circuit switching [6]. Moreover, gaming applications
benefit from predictable low-delay service [9]–[12] provided
by circuits, as do emerging virtual reality applications [13]–
[15]. Also, circuits can aid in the timely transmission of data
from continuous media applications, such as live or streaming
video. Video traffic is often highly variable and may require
smoothing before transmission over a circuit [16]–[22] or
require a combination of circuit transport for a constant base
bit stream and packet switched transport for the traffic burst
exceeding the base bit stream rate. Both commercial and
research/education network providers have recently started to
offer optical dynamic circuit switching services [23], [24].
While dynamic circuit switching has received growing re-
search attention in core and metro networks [24]–[32], mech-
anisms for supporting dynamic circuit switching in passive
optical networks (PONs), which are a promising technology
for network access [33]–[38], are largely an open research
area. As reviewed in Section II, PON research on the up-
stream transmission direction from the distributed Optical
Network Units (ONUs) to the central Optical Line Terminal
(OLT) has mainly focused on mechanisms supporting packet-
switched transport [39]–[41]. While some of these packet-
switched transport mechanisms support quality of service akin
to circuits through service differentiation mechanisms, to the
best of our knowledge there has been no prior study of circuit-
level performance in PONs, e.g., the blocking probability of
circuit requests for a given circuit request rate and circuit
holding time.
In this article, we present the first circuit-level performance
study of a PON with polling-based medium access control. We
make three main original contributions towards the concept of
efficiently supporting both Dynamic Circuit and Packet traffic
in the upstream direction on a PON, which we refer to as
DyCaPPON:
• We propose a novel DyCaPPON polling cycle structure
that exploits the dynamic circuit transmissions to mask
the round-trip propagation delay for dynamic bandwidth
allocation to packet traffic.
• We develop a stochastic knapsack-based model of Dy-
CaPPON to evaluate the circuit-level performance, in-
cluding the blocking probabilities for different classes of
circuit requests.
• We analyze the bandwidth sharing between circuit and
packet traffic in DyCaPPON and evaluate packet-level
performance, such as mean packet delay, as a function of
the circuit traffic.
2This article is organized as follows. We first review related
work in Section II. In Section III, we describe the considered
access network structure and define both the circuit and packet
traffic models as well as the corresponding circuit- and packet-
level performance metrics. In Section IV, we introduce the
DyCaPPON polling cycle structure and outline the steps for
admission control of dynamic circuit requests and dynamic
bandwidth allocation to packet traffic. In Section V we analyze
the performance metrics relating to the dynamic circuit traffic,
namely the blocking probabilities for the different circuit
classes. We also analyze the bandwidth portion of a cycle
consumed by active circuits, which in turn determines the
bandwidth portion available for packet traffic, and analyze
the resulting mean delay for packet traffic. In Section VI we
validate numerical results from our analysis with simulations
and present illustrative circuit- and packet-level performance
results for DyCaPPON. We summarize our conclusions in
Section VII and outline future research directions towards the
DyCaPPON concept.
II. RELATED WORK
The existing research on upstream transmission in passive
optical access networks has mainly focused on packet traffic
and related packet-level performance metrics. A number of
studies has primarily focused on differentiating the packet-
level QoS for different classes of packet traffic, e.g., [42]–
[50]. In contrast to these studies, we consider only best effort
service for the packet traffic in this article. In future work,
mechanisms for differentiation of packet-level QoS could be
integrated into the packet partition (see Section IV) of the
DyCaPPON polling cycle.
The needs of applications for transmission with predictable
quality of service has led to various enhancements of packet-
switched transport for providing quality of service (QoS).
A few studies, e.g., [51]–[56], have specifically focused on
providing deterministic QoS, i.e., absolute guarantees for
packet-level performance metrics, such as packet delay or
jitter. Several studies have had a focus on the efficient inte-
gration of deterministic QoS mechanisms with one or several
lower-priority packet traffic classes in polling-based PONs,
e.g., [57]–[63]. The resulting packet scheduling problems
have received particular attention [64]–[66]. Generally, these
prior studies have found that fixed-duration polling cycles are
well suited for supporting consistent QoS service. Similar
to prior studies, we employ fixed-duration polling cycles in
DyCaPPON, specifically on a PON with a single-wavelength
upstream channel.
The prior studies commonly considered traffic flows charac-
terized through leaky-bucket parameters that bound the long-
term average bit rate as well as the size of sudden traffic bursts.
Most of these studies include admission control, i.e., admit
a new traffic flow only when the packet-level performance
guarantees can still be met with the new traffic flow added
to the existing flows. However, the circuit-level performance,
i.e., the probability of blocking (i.e., denial of admission)
of a new request has not been considered. In contrast, the
circuits in DyCaPPON provide absolute QoS to constant bit
rate traffic flows without bursts and we analyze the probability
of new traffic flows (circuits) being admitted or blocked.
This flow (circuit) level performance is important for network
dimensioning and providing QoS at the level of traffic flows.
For completeness, we briefly note that a PON architecture
that can provide circuits to ONUs through orthogonal fre-
quency division multiplexing techniques on the physical layer
has been proposed in [67]. Our study, in contrast, focuses
on efficient medium access control techniques for supporting
circuit traffic. A QoS approach based on burst switching
in a PON has been proposed in [68]. To the best of our
knowledge, circuit level performance in PONs has so far only
been examined in [69] for the specific context of optical code
division multiplexing [70].
We also note for completeness that large file transmis-
sions in optical networks have been examined in [71], where
scheduling of large data file transfers on the optical grid net-
work is studied, in [72], where parallel transfer over multiple
network paths are examined, and in [73], where files are
transmitted in a burst mode, i.e., sequentially.
Sharing of a general time-division multiplexing (TDM) link
by circuit and packet traffic has been analyzed in several stud-
ies, e.g. [74]–[80]. These queueing theoretic analyses typically
employed detailed Markov models and become computation-
ally quite demanding for high-speed links. Also, these complex
existing models considered a given node with local control
of all link transmissions. In contrast, we develop a simple
performance model for the distributed transmissions of the
ONUs that are coordinated through polling-based medium ac-
cess control in DyCaPPON. Our DyCaPPON model is accurate
for the circuits and approximate for the packet service. More
specifically, we model the dynamics of the circuit traffic, which
is given priority over packet traffic up to an aggregate circuit
bandwidth of Cc in DyCaPPON, with accurate stochastic
knapsack modeling techniques in Section V-A. In Section V-B,
we present an approximate delay model for the packet traffic,
which in DyCaPPON can consume the bandwidth left unused
by circuit traffic.
III. SYSTEM MODEL
A. Network structure
We consider a PON with J ONUs attached to the OLT
with a single downstream wavelength channel and a single
upstream wavelength channel [41], [81]. We denote C for
the transmission bit rate (bandwidth) of a channel [bits/s].
We denote τ [s] for the one-way propagation delay between
the OLT and the equidistant ONUs. We denote Γ [s] for the
fixed duration of a polling cycle. The model notations are
summarized in Table I.
B. Traffic Models
For circuit traffic, we consider K classes of circuits with
bandwidths b = (b1, b2, . . . , bK). We denote λc [requests/s]
for the aggregate Poisson process arrival rate of circuit
requests. A given circuit request is for a circuit of class
k, k = 1, 2, . . . ,K , with probability pk. We denote the mean
circuit bit rate of the offered circuit traffic by b¯ =
∑K
k=1 pkbk.
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Fig. 1. An upstream cycle n has fixed duration Γ and has a circuit partition of duration Ξ(n) (that depends on the bandwidth demands of the accepted
circuits) while a packet partition occupies the remaining cycle duration Γ−Ξ(n). The exact duration Gp(n) of the packet partition in cycle n is evaluated in
Eqn. (2). Each ONU sends a report during each packet partition. Packet traffic reported in cycle n− 1 is served in the packet partition of cycle n (if there is
no backlog). A circuit requested in cycle n−1 starts in the circuit partition of cycle n+1. The 2τ round-trip propagation delay between the last ONU report
(R) of a cycle n− 1 and the first packet transmission following the grant (G) of the next cycle n is masked by the circuit partition, provided Ξ(n) > 2τ .
TABLE I
MAIN MODEL NOTATIONS
Network architecture
C Transmission rate [bit/s] of upstream channel
Cc Transm. rate limit for circuit service, Cc ≤ C
J Number of ONUs
τ One-way propagation delay [s]
Traffic model
b = (b1, . . . , bK) Bit rates [bit/s] for circuit classes k = 1, 2, . . . ,K
λc Aggregate circuit requests arrival rate [circuits/s]
pk Prob. that a request is for circuit type k
b¯ =
∑K
k=1 pkbk Mean circuit bit rate [bit/s] of offered circuit traf.
1/µ Mean circuit holding time [s/circuit]
χ = λcb¯
µC
Offered circuit traffic intensity (load)
P¯ , σ2p Mean [bit] and variance of packet size
pi =
λpP¯
C
Packet traffic intensity (load); λp is agg. packet
generation rate [packets/s] at all J ONUs
Polling protocol
Γ Total cycle duration [s], constant
Ξ Cycle duration (rand. var.) occupied by circuit traf.
ω Mean per-cycle overhead time [s] for upstream
transmissions (report transm. times, guard times)
Stochastic knapsack model for circuits
n = (n1, . . . , nK) State vector of numbers of circuits of class k
β = n · b Aggregate bandwidth of active circuits
q(β) Equilibrium probability for active circuits having
aggregate bandwidth β
Performance metrics
Bk Blocking probability for circuit class k
D Mean packet delay [s]
We model the circuit holding time (duration) as an exponential
random variable with mean 1/µ. We denote the resulting
offered circuit traffic intensity (load) by χ = λcb¯/(µC).
For packet traffic, we denote P¯ and σ2p for the mean and
the variance of the packet size [in bit], respectively. We denote
λp for the aggregate Poisson process arrival rate [packets/s] of
packet traffic across the J ONUs and denote pi := P¯ λp/C for
the packet traffic intensity (load).
Throughout, we define the packet sizes and circuit bit rates
to include the per-packet overheads, such as the preamble for
Ethernet frames and the interpacket gap, as well as the packet
overheads when packetizing circuit traffic for transmission.
C. Performance Metrics
For circuit traffic, we consider the blocking probability
Bk, k = 1, 2, . . . ,K , i.e., the probability that a request for a
class k circuit is blocked, i.e., cannot be accommodated within
the transmission rate limit for circuit service Cc. We define the
average circuit blocking probability as B¯ =
∑K
k=1 pkBk. For
packet traffic, we consider the mean packet delay D defined as
the time period from the instant of packet arrival at the ONU
to the instant of complete delivery of the packet to the OLT.
IV. DYCAPPON UPSTREAM BANDWIDTH MANAGEMENT
A. Overview of Cycle and Polling Structure
In order to provide circuit traffic with consistent upstream
transmission service with a fixed circuit bandwidth, DyCaP-
PON employs a polling cycle with a fixed duration Γ [s].
An active circuit with bandwidth b is allocated an upstream
transmission window of duration bΓ/C in every cycle. Thus,
by transmitting at the full upstream channel bit rate C for
duration bΓ/C once per cycle of duration Γ, the circuit
experiences a transmission bit rate (averaged over the cycle
duration) of b. We let Ξ(n) denote the aggregate of the
upstream transmission windows of all active circuits in the
PON in cycle n, and refer to Ξ(n) as the circuit partition
duration. We refer to the remaining duration Γ− Ξ(n) as the
packet partition of cycle n.
As illustrated in Fig. 1, a given cycle n consists of the circuit
partition followed by the packet partition. During the packet
partition of each cycle, each ONU sends a report message to
the OLT. The report message signals new circuit requests as
well as the occupancy level (queue depth) of the packet service
queue in the ONU to the OLT. The signaling information
for the circuit requests, i.e., requested circuit bandwidth and
duration, can be carried in the Report message of the MPCP
protocol in EPONs with similar modifications as used for
signaling information for operation on multiple wavelength
channels [82].
Specifically, for signaling dynamic circuit requests, an ONU
report in the packet partition of cycle n − 1 carries circuit
requests generated since the ONU’s preceding report in cycle
n− 2. The report reaches the OLT by the end of cycle n− 1
and the OLT executes circuit admission control as described in
Section IV-B. The ONU is informed about the outcome of the
admission control (circuit is admitted or blocked) in the gate
message that is transmitted on the downstream wavelength
channel at the beginning of cycle n. In the DyCaPPON design,
the gate message propagates downstream while the upstream
circuit transmissions of cycle n are propagating upstream.
Thus, if the circuit was admitted, the ONU commences the
circuit transmission with the circuit partition of cycle n+ 1.
4For signaling packet traffic, the ONU report in the packet
partition of cycle n−1 carries the current queue depth as of the
report generation instant. Based on this queue depth, the OLT
determines the effective bandwidth request and bandwidth
allocation as described in Section IV-C. The gate message
transmitted downstream at the beginning of cycle n informs
the ONU about its upstream transmission window in the packet
partition of cycle n.
As illustrated in Fig. 1, in the DyCaPPON design, the circuit
partition is positioned at the beginning of the cycle, in an
effort to mitigate the idle time between the end of the packet
transmissions in the preceding cycle and the beginning of the
packet transmissions of the current cycle. In particular, when
the last packet transmission of cycle n−1 arrives at the OLT at
the end of cycle n− 1, the first packet transmission of cycle
n can arrive at the OLT at the very earliest one roundtrip
propagation delay (plus typically negligible processing time
and gate transmission time) after the beginning of cycle n. If
the circuit partition duration Ξ(n) is longer than the roundtrip
propagation delay 2τ , then idle time between packet partitions
is avoided. On the other hand, if Ξ(n) < 2τ , then there an
idle channel period of duration 2τ −Ξ(n) between the end of
the circuit partition and the beginning of the packet partition
in cycle n.
Note that this DyCaPPON design trades off lower respon-
siveness to circuit requests for the masking of the roundtrip
propagation delay. Specifically, when an ONU signals a dy-
namic circuit request in the report message in cycle n− 1, it
can at the earliest transmit circuit traffic in cycle n + 1. On
the other hand, packet traffic signaled in the report message
in cycle n− 1 can be transmitted in the next cycle, i.e., cycle
n.
Fig. 2 illustrates the structure of a given cycle in more
detail, including the overheads for the upstream transmissions.
Each ONU that has an active circuit in the cycle requires one
guard time of duration tg in the circuit partition. Thus, with
η denoting the number of ONUs with active circuits in the
cycle, the duration of the circuit partition is Ξ(n) + ηtg . In
the packet partition, each of the J ONUs transmits at least a
report message plus possibly some data upstream, resulting in
an overhead of J(tR + tg). Thus, the overhead per cycle is
ωo = ηtg + J(tR + tg). (1)
The resulting aggregate limit of the transmission windows for
packets in cycle n is
Gp(n) = Γ−max{2τ, Ξ(n)} − ωo. (2)
1) Low-Packet-Traffic Mode Polling: If there is little packet
traffic, the circuit partition Ξ(n) and the immediately fol-
lowing packet transmission phase denoted P1 in Fig. 3 may
leave significant portions of the fixed-duration cycle idle. In
such low-packet-traffic cycles, the OLT can launch additional
polling rounds denoted P2, P3, and P4 in Fig. 3 to serve newly
arrived packets with low delay. Specifically, if all granted
packet upstream transmissions have arrived at the OLT and
there is more than J(tR + tg) + 2τ time remaining until the
end of the cycle (i.e., the beginning of the arrival of the next
circuit partition Ξn+1) at the OLT, then the OLT can launch
another polling round.
B. Dynamic Circuit Admission Control
For each circuit class k, k = 1, 2, . . . ,K , the OLT tracks
the number nk of currently active circuits, i.e., the OLT tracks
the state vector n := (n1, ..., nk) representing the numbers of
active circuits. Taking the inner product of n with the vector
b := (b1, ..., bk) representing the bit rates of the circuit classes
gives the currently required aggregate circuit bandwidth
β = b · n =
K∑
k=1
bknk, (3)
which corresponds to the circuit partition duration
Ξ(n) =
βΓ
C
. (4)
For a given limit Cc, Cc ≤ C, of bandwidth available for
circuit service, we let S denote the state space of the stochastic
knapsack model [83] of the dynamic circuits, i.e.,
S := {n ∈ IK : b · n ≤ Cc}, (5)
where I is the set of non-negative integers.
For an incoming ONU request for a circuit of class k, we
let Sk denote the subset of the state space S that can accom-
modate the circuit request, i.e., has at least spare bandwidth
bk before reaching the circuit bandwidth limit Cc. Formally,
Sk := {n ∈ S : b · n ≤ Cc − bk}. (6)
Thus, if presently n ∈ Sk, then the new class k circuit can
be admitted; otherwise, the class k circuit request must be
rejected (blocked).
C. Packet Traffic Dynamic Bandwidth Allocation
With the offline scheduling approach [41] of DyCaPPON,
the reported packet queue occupancy corresponds to the du-
ration of the upstream packet transmission windows Rj , j =
1, 2, . . . , J , requested by ONU j. Based on these requests, and
the available aggregate packet upstream transmission window
Gp (2), the OLT allocates upstream packet transmission win-
dows with durations Gpj , j = 1, 2, . . . , J , to the individual
ONUs.
The problem of fairly allocating bandwidth so as to enforce
a maximum cycle duration has been extensively studied for
the Limited grant sizing approach [43], [84], which we adapt
as follows. We set the packet grant limit for cycle n to
Gmax(n) =
Gp(n)
J
. (7)
If an ONU requests less than the maximum packet grant dura-
tion Gmax(n), it is granted its full request and the excess band-
width (i.e., difference between Gmax(n) and allocated grant)
is collected by an excess bandwidth distribution mechanism.
If an ONU requests a grant duration longer than Gmax(n), it
is allocated this maximum grant duration, plus a portion of
the excess bandwidth according to the equitable distribution
approach with a controlled excess allocation bound [84], [85].
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With the Limited grant sizing approach, there is commonly
an unused slot remainder of the grant allocation to ONUs [86]–
[88] due to the next queued packet not fitting into the remain-
ing granted transmission window. We model this unused slot
remainder by half of the average packet size P¯ for each of the
J ONUs. Thus, the total mean unused transmission window
duration in a given cycle is
ωu =
JP¯
2C
. (8)
V. PERFORMANCE ANALYSIS
A. Circuit Traffic
1) Request Blocking: In this section, we employ techniques
from the analysis of stochastic knapsacks [83] to evaluate the
blocking probabilities Bk of the circuit class. We also evaluate
the mean duration of the circuit partition Ξ, which governs the
mean available packet partition duration Gp, which in turn is
a key parameter for the evaluation of the mean packet delay
in Section V-B2.
The stochastic knapsack model [83] is a generalization of
the well-known Erlang loss system model to circuits with
heterogeneous bandwidths. In brief, in the stochastic knapsack
model, objects of different classes (sizes) arrive to a knapsack
of fixed capacity (size) according to a stochastic arrival pro-
cess. If a newly arriving object fits into the currently vacant
knapsack space, it is admitted to the knapsack and remains
in the knapsack for some random holding time. After the
expiration of the holding time, the object leaves the knapsack
and frees up the knapsack space that it occupied. If the size of
a newly arriving object exceeds the currently vacant knapsack
space, the object is blocked from entering the knapsack, and
is considered dropped (lost).
We model the prescribed limit Cc on the bandwidth avail-
able for circuit service as the knapsack capacity. The requests
for circuits of bandwidth bk, k = 1, 2, . . . ,K , arriving
according to a Poisson process with rate pkλc are modeled
as the objects seeking entry into the knapsack. An admitted
circuit of class k occupies the bandwidth (knapsack space) bk
for an exponentially distributed holding time with mean 1/µ.
We denote S(β) for the set of states n that occupy an
aggregate bandwidth β, 0 ≤ β ≤ Cc, i.e.,
S(β) := {n ∈ S : b · n = β}. (9)
Let q(β) denote the equilibrium probability of the currently ac-
tive circuits occupying an aggregate bandwidth of β. Through
the recursive Kaufman-Roberts algorithm [83, p. 23], which
is given in the Appendix, the equilibrium probabilities q(β)
can be computed with a time complexity of O(CcK) and a
memory complexity of O(Cc +K).
The blocking probability Bk, k = 1, 2, . . . ,K is obtained
by summing the equilibrium probabilities q(β) of the sets of
states that have less than bk available circuit bandwidth, i.e.,
Bk =
Cc∑
β=Cc−bk+1
q(β). (10)
We define the average circuit blocking probability
B¯ =
K∑
k=1
pkBk. (11)
2) Aggregate Circuit Bandwidth: The performance evalu-
ation for packet delay in Section V-B requires taking expec-
tations over the distribution q(β) of the aggregate bandwidth
β occupied by circuits. In preparation for these packet eval-
uations, we define Eβ [f(β)] to denote the expectation of a
function f of the random variable β over the distribution q(β),
i.e., we define
Eβ [f(β)] =
Cc∑
β=0
f(β)q(β). (12)
6With this definition, the mean aggregate bandwidth of the
active circuits is obtained as
β¯ = Eβ [β] =
Cc∑
β=0
βq(β). (13)
Note that by taking the expectation of (4), the corresponding
mean duration of the circuit partition is Ξ¯ = Eβ [βΓ/C] =
β¯Γ/C.
3) Delay and Delay Variation: In this section we analyze
the delay and delay variations experienced by circuit traffic as
it traverses a DyCaPPON network from ONU to OLT. Initially
we ignore delay variations, i.e., we consider that a given circuit
with bit rate b has a fixed position for the transmission of
its bΓ bits in each cycle. Three delay components arise: The
“accumulation/dispersal” delay of Γ for the bΓ bits of circuit
traffic that are transmitted per cycle. Note that the first bit
arriving to form a “chunk” of bΓ bits experiences the delay Γ at
the ONU, waiting for subsequent bits to “fill up (accumulate)”
the chunk. The last bit of a chunk experiences essentially no
delay at the ONU, but has to wait for a duration of Γ at the
OLT to “send out (disperse)” the chunk at the circuit bit rate
b. The other delay components are the transmission delay of
bΓ/C and the propagation delay τ . Thus, the total delay is
Γ
(
1 +
b
C
)
+ τ. (14)
Circuit traffic does not experience delay variations (jitter)
in DyCaPPON as long as the positions (in time) of the circuit
transmissions in the cycle are held fixed. When an ongoing
circuit is closing down or a new circuit is established, it may
become necessary to rearrange the transmission positions of
the circuits in the cycle in order to keep all circuit transmis-
sions within the circuit partition at the beginning of the cycle
and avoid idle times during the circuit partition. Adaptations
of packing algorithms [89] could be employed to minimize the
shifts in transmission positions. Note that for a given circuit
service limit Cc, the worst-case delay variation for a given
circuit with rate b is less than Γ(Cc − b)/C as the circuit
could at the most shift from the beginning to the end of the
circuit partition of maximum duration ΓCc/C.
B. Packet Traffic
1) Stability Limit: Inserting the circuit partition duration Ξ
from (4) into the expression for the aggregate limit Gp on
the transmission window for packets in a cycle from (2) and
taking the expectation Eβ [·] with respect to the distribution of
the aggregate circuit bandwidth β, we obtain
G¯p = Γ− Eβ
[
max
{
2τ,
βΓ
C
}]
− ωo. (15)
Considering the unused slot remainder ωu (8), the mean
portion of a cycle available for upstream packet traffic trans-
missions is limited to
pimax = 1− Eβ
[
max
{
2τ
Γ
,
β
C
}]
−
ωo + ωu
Γ
. (16)
That is, the packet traffic intensity pi must be less than pimax
for stability of the packet service, i.e., for finite packet delays.
2) Mean Delay: In this section, we present for stable packet
service an approximate analysis of the mean delay D of
packets transmitted during the packet partition. In DyCaPPON,
packets are transmitted on the bandwidth that is presently not
occupied by admitted circuits. Thus, fluctuations in the aggre-
gate occupied circuit bandwidth β affect the packet delays. If
the circuit bandwidth β is presently high, packets experience
longer delays than for presently low circuit bandwidth β. The
aggregated occupied circuit bandwidth β fluctuates as circuits
are newly admitted and occupy bandwidth and as existing
circuits reach the end of their holding time and release their
occupied bandwidth. The time scale of these fluctuations of
β increases as the average circuit holding time 1/µ increases,
i.e., as the circuit departure rate µ decreases (and correspond-
ingly, the circuit request arrival rate λ decreases for a given
fixed circuit traffic load χ) [75].
For circuit holding times that are orders of magnitude larger
than the typically packet delays (service times) in the system,
the fluctuations of the circuit bandwidth β occur at a signifi-
cantly longer (slower) time scale than the packet service time
scale. That is, the bandwidth β occupied by circuits exhibits
significant correlations over time which in turn give rise to
complex correlations with the packet queueing delay [80],
[90]. For instance, packets arriving during a long period of
high circuit bandwidth may experience very long queueing
delays and are possibly only served after some circuits release
their bandwidth. As illustrated in Section VI-C, the effects of
these complex correlations become significant for scenarios
with moderate to long circuit holding times 1/µ when the
circuit traffic load is low to moderate relative to the circuit
bandwidth limit Cc (so that pronounced circuit bandwidth
fluctuations are possible), and the packet traffic load on the
remaining bandwidth of approximately C − Cc is relatively
high, so that substantial packet queue build-up can occur.
We leave a detailed mathematical analysis of the complex
correlations occurring in these scenarios in the context of
DyCaPPON for future research.
In the present study, we focus on an approximate packet
delay analysis that neglects the outlined correlations. We base
our approximate packet delay analysis on the expectation
Eβ [f(β)] (12), i.e., we linearly weigh packet delay metrics
f(β) with the probability masses q(β) for the aggregate circuit
bandwidth β. We also neglect the “low-load” operating mode
of Section IV-A1 in the analysis.
In the proposed DyCaPPON cycle structure, a packet expe-
riences five main components, namely (i) the reporting delay
from the generation instant of the packet to the transmission
of the report message informing the OLT about the packet,
which for the fixed cycle duration of DyCaPPON equals half
the cycle duration, i.e., Γ/2, (ii) the report-to-packet partition
delay Dr−p from the instant of report transmission to the
beginning of the packet partition in the next cycle, (iii) the
queuing delay Dq from the reception instant of the grant
message to the beginning of the transmission of the packet, as
well as (iv) the packet transmission delay with mean P¯ /C,
and (v) the upstream propagation delay τ .
In the report-to-packet partition delay we include a delay
component of half the mean duration of the packet partition
7TABLE II
CIRCUIT BANDWIDTHS bk AND REQUEST PROBABILITIES pk FOR K = 3
CLASSES OF CIRCUITS IN PERFORMANCE EVALUATIONS.
Class k
1 2 3
bk [Mb/s] 52 156 624
pk [%] 53.56 28.88 15.56
G¯p/2 to account for the delay of the reporting of a particular
ONU to the end of the packet partition. The delay from the
end of the packet partition in one cycle to the beginning of
the packet partition of the next cycle is the maximum of the
roundtrip propagation delay 2τ and the mean duration of the
circuit partition Ξ. Thus, we obtain overall for the report-to-
packet partition delay
Dr−p =
G¯p
2
+ Eβ
[
max
{
2τ,
βΓ
C
}]
(17)
=
1
2
(
Γ + Eβ
[
max
{
2τ,
βΓ
C
}]
− ωo
)
. (18)
We model the queueing delay with an M/G/1 queue. Gen-
erally, for messages with mean service time L¯/C, normalized
message size variance σ2/L¯2, and traffic intensity ρ, the
M/G/1 queue has expected queueing delay [91]
DM/G/1 =
ρ L¯C
(
1 + σ
2
L¯2
)
2(1− ρ)
. (19)
For DyCaPPON, we model the aggregate packet traffic from
all J ONUs as feeding into one M/G/1 queue with mean
packet size P¯ and packet size variance σ2p . We model the
circuit partitions, when the upstream channel is not serving
packet traffic, through scaling of the packet traffic intensity. In
particular, the upstream channel is available for serving packet
traffic only for the mean fraction (G¯p−ωu)/Γ of a cycle. Thus,
for large backlogs served across several cycles, the packet
traffic intensity during the packet partition is effectively
pieff =
pi
pimax
. (20)
Hence, the mean queueing delay is approximately
Dq =
pieff P¯
C
(
1 +
σ2p
P¯ 2
)
2(1− pieff)
. (21)
Thus, the overall mean packet delay is approximately
D =
Γ
2
+Dr−p +Dq +
P¯
C
+ τ. (22)
VI. DYCAPPON PERFORMANCE RESULTS
A. Evaluation Setup
We consider an EPON with J = 32 ONUs, a channel bit
rate C = 10 Gb/s, and a cycle duration Γ = 2 ms. Each ONU
has abundant buffer space and a one-way propagation delay
of τ = 96 µs to the OLT. The guard time is tg = 5 µs and the
report message has 64 Bytes. We consider K = 3 classes of
circuits as specified in Table II. A packet has 64 Bytes with
60% probability, 300 Bytes with 4% probability, 580 Bytes
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Fig. 4. Impact of packet traffic load pi: Mean packet delay D from
simulations (S) and analysis (A) as a function of total traffic load χ + pi,
which is varied by varying pi for fixed circuit traffic load χ = 0.1, 0.4, or
0.7.
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Fig. 5. Impact of packet traffic load pi: Mean packet delay D from
simulations (S) and analysis (A) as a function of total traffic load χ + pi,
which is varied by varying pi for fixed circuit traffic load χ = 0.1, 0.4, or
0.7, with Cc = 2 Gb/s, and two different 1/µ values.
with 11% probability, and 1518 bytes with 25% probability,
thus the mean packet size is P¯ = 493.7 Bytes. The verifying
simulations were conducted with a CSIM based simulator and
are reported with 90 % confidence intervals which are too
small to be visible in the plots.
8TABLE III
CIRCUIT BLOCKING PROBABILITIESBk FROM ANALYSIS (A) EQN. (10) WITH REPRESENTATIVE VERIFYING SIMULATIONS (S) FOR GIVEN OFFERED
CIRCUIT TRAFFIC LOAD χ, CIRCUIT BANDWIDTH LIMIT Cc = 2 OR 4 GB/S AND MEAN CIRCUIT HOLDING TIME 1/µ. THE BLOCKING PROBABILITIES ARE
INDEPENDENT OF THE PACKET TRAFFIC LOAD pi. TABLE ALSO GIVES AVERAGE CIRCUIT TRAFFIC BIT RATE β¯ FROM (13), MEAN DURATION OF PACKET
PHASE G¯p (15), AND PACKET TRAFFIC LOAD LIMIT pimax (16).
χ Cc 1/µ B1 B2 B3 B¯ β¯ G¯p pimax
[Gb/s] [s] [%] [%] [%] [%] [109Gbps] [ms]
0.1 4 A 8.5 · 10−3 0.031 0.28 0.057 1.05 1.68 0.842
0.1 2 A 0.93 3.2 21 4.6 0.93 1.70 0.852
0.1 2 0.5 S 0.72 2.9 21 4.4 0.90
0.1 2 0.02 S 1.1 3.7 22 5.1 0.95
0.4 4 A 3.34 10.6 39.6 10.9 3.02 1.33 0.665
0.4 4 0.5 S 3.4 11 41 11 3.0
0.4 4 0.02 S 4.4 12 42 13 3.2
0.4 2 A 12.1 33.1 85.7 29.6 1.68 1.60 0.799
0.4 2 0.5 S 12 35 85 30 1.6
0.4 2 0.02 S 13 35 87 31 1.7
0.7 4 A 9.55 26.5 74.6 24.6 3.49 1.24 0.618
0.7 4 0.5 S 10 27 75 25 3.5
0.7 4 0.02 S 13 29 75 28 3.6
0.7 2 A 23.5 56.6 98.3 44.7 1.83 1.57 0.785
0.7 2 0.5 S 23 57 98 45 1.8
0.7 2 0.02 S 28 57 98 47 1.8
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Fig. 6. Impact of packet traffic load pi: Mean packet delay D from
simulations (S) and analysis (A) as a function of total traffic load χ + pi,
which is varied by varying pi for fixed circuit traffic load χ = 0.1, 0.4, or
0.7, with Cc = 4 Gb/s, and two different 1/µ values.
B. Impact of Packet Traffic Load pi
In Table III we present circuit blocking probability results.
In Figs. 4–8 we plot packet delay results for increasing packet
traffic load pi. We consider three levels of offered circuit traffic
load χ, which are held constant as the packet traffic load pi in-
creases. DyCaPPON ensures consistent circuit service with the
blocking probabilities and delay characterized in Section V-A
irrespective of the packet traffic load pi, that is, the packet
traffic does not degrade the circuit service at all. Specifically,
Table III gives the blocking probabilities Bk as well as the
average circuit blocking probability B¯ =
∑K
k=1 pkBk for the
different levels of offered circuit traffic load; these blocking
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Fig. 7. Impact of packet traffic load pi: Mean packet delay D from
simulations (S) and analysis (A) as a function of total traffic load χ + pi,
which is varied by varying pi for fixed circuit traffic load χ = 0.1, 0.4, or
0.7, with 1/µ = 0.02 s, and two different Cc values.
probability values hold for the full range of packet traffic loads
pi.
We observe from Table III that for a given offered circuit
traffic load level χ, the blocking probability increases with
increasing circuit bit rate bk as it is less likely that sufficient
bit rate is available for a higher bit rate circuit. Moreover, we
observe that the blocking probabilities increase with increasing
offered circuit traffic load χ. This is because the circuit
transmission limit Cc becomes increasingly saturated with
increasing offered circuit load χ, resulting in more blocked
requests. The representative simulation results in Table III
indicate that the stochastic knapsack analysis is accurate, as
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Fig. 8. Impact of packet traffic load pi: Mean packet delay D from
simulations (S) and analysis (A) as a function of total traffic load χ + pi,
which is varied by varying pi for fixed circuit traffic load χ = 0.1, 0.4, or
0.7, with 1/µ = 0.5 s, and two different Cc values.
has been extensively verified in the context of general circuit
switched systems [83].
In Fig. 4 we plot the mean packet delay as a function of
the total traffic load, i.e., the sum of offered circuit traffic
load χ plus the packet traffic load pi. We initially exclude the
scenario with χ = 0.1, Cc = 4 Gbps, and 1/µ = 0.5 s from
consideration; this scenario is discussed in Section VI-C. We
observe from Fig. 4 that for low packet traffic load pi (i.e.,
for a total traffic load χ + pi just above the offered circuit
traffic load χ), the packet delay is nearly independent of the
offered circuit traffic load χ. For low packet traffic load, the
few packet transmissions fit easily into the packet partition of
the cycle.
We observe from Figs. 4–8 sharp packet delay increases for
high packet traffic loads pi that approach the maximum total
traffic load, i.e., offered circuit traffic load χ plus maximum
packet traffic load pimax. For Cc = 2 Gb/s, the maximum
packet traffic load pimax is 0.85 for χ = 0.1 and 0.78 for
χ = 0.7, see Table III. Note that the maximum packet traffic
load pimax depends on the offered circuit traffic load χ and
the circuit traffic limit Cc. For a low offered circuit traffic
load χ relative to Cc/C, few circuit requests are blocked and
the admitted circuit traffic load (equivalently mean aggregate
circuit bandwidth β¯) is close to the offered circuit load χ.
On the other hand, for high offered circuit traffic load χ,
many circuit requests are blocked, resulting in an admitted
circuit traffic load (mean aggregate circuit bandwidth β¯)
significantly below the offered circuit traffic load χ. Thus, the
total (normalized) traffic load, i.e., offered circuit load χ plus
packet traffic load pi, in a stable network can exceed one for
high offered circuit traffic load χ.
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Fig. 9. Mean packet delay D and standard deviation of packet delay as
a function of mean circuit holding time 1/µ; fixed parameters χ = 0.5,
pi = 0.6.
C. Impact of Mean Circuit Holding Time
We now turn to the packet delay results for the scenario with
low circuit traffic load χ = 0.1 relative to the circuit bandwidth
limit Cc = 4 Gbps and moderately long mean circuit holding
time 1/µ = 0.5 s, which is included in Figs. 4 and 8. We
observe for this scenario that the mean packet delays obtained
from the simulations begin to increase dramatically as the total
load χ + pi approaches 0.8. In contrast, for the circuit traffic
load χ = 0.1 in conjunction with the lower circuit bandwidth
limit Cc = 2 Gbps and short mean circuit holding times 1/µ =
0.02 s, the mean packet delays remain low for total loads up
to close to the total maximum load χ+pimax = 0.95 and then
increase sharply.
The pronounced delay increases at lower loads (in the 0.75–
0.92 range) for the χ = 0.1, Cc = 4 Gbps, 1/µ = 0.5 s
scenario are mainly due to the higher-order complex corre-
lations between the pronounced slow-time scale fluctuations
of the circuit bandwidth and the packet queueing as ex-
plained in Section V-B2. The high circuit bandwidth limit
Cc = 4 Gbps relative to the low circuit traffic load χ = 0.1
allows pronounced fluctuations of the aggregate occupied
circuit bandwidth β. For the moderately long mean circuit
holding time 1/µ = 0.5 s, these pronounced fluctuations
occur at a long time scale relative to the packet service time
scales, giving rise to pronounced correlation effects. That is,
packets arriving during periods of high circuit bandwidth β
may need to wait (queue) until some circuits end and release
sufficient bandwidth to serve the queued packet backlog.
These correlation effects are neglected in our approximate
packet delay analysis in Section V-B2 giving rise to the large
discrepancy between simulation and analysis observed for the
χ = 0.1, Cc = 4 Gb/s, 1/µ = 0.5 s scenario in Fig. 4.
We observe from Fig. 4 for the scenarios with relatively
high circuit traffic loads χ = 0.4 and 0.7 relative to the
considered circuit bandwidth limits Cc = 2 and 4 Gbps that
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TABLE IV
MEAN CIRCUIT BLOCKING PROBABILITY B¯ AND MEAN PACKET DELAY D
AS A FUNCTION OF CIRCUIT TRAFFIC LOAD χ; FIXED PARAMETERS:
CIRCUIT BANDWIDTH LIMIT Cc = 2 GB/S, PACKET TRAFFIC LOAD
pi = 0.7.
χ 0.0001 0.05 0.1 0.20 0.40 0.60 χ→∞
B¯, S [%] 0 1.2 5.1 16 31 43
B¯, A [%] 0.016 1.08 4.81 14.9 29.6 40.1 100
D, S [ms] 1.9 2.0 2.0 2.1 2.2 2.2
D, A [ms] 2.10 2.11 2.13 2.16 2.21 2.23 2.42
the mean packet delays remain low up to levels of the total load
close to the total stability limit χ + pimax predicted from the
stability analysis in Section V-B1. The relatively high circuit
traffic loads χ lead to high circuit blocking probabilities (see
Table III) and the admitted circuits utilize the available circuit
traffic bandwidth Cc nearly fully for most of the time. Vacant
portions of the circuit bandwidth Cc are quickly occupied by
the frequently arriving new circuit requests. Thus, there are
only relatively minor fluctuations of the bandwidth available
for packet service and the approximate packet delay analysis
is quite accurate.
Returning to the scenario with relatively low circuit traffic
load χ = 0.1 in Fig. 4, we observe that for the short
mean circuit holding time 1/µ = 0.02, the mean packet
delays remain low up to load levels close to the stability
limit χ + pimax. For these relatively short circuit durations,
the pronounced fluctuations of the occupied circuit bandwidth
occur on a sufficiently short time scale to avoid significant
higher-order correlations between the circuit bandwidth and
the packet service.
We examine these effects in more detail in Fig. 9, which
shows means and standard deviations of packet delays as
a function of the mean circuit holding time 1/µ for fixed
traffic load χ = 0.5, pi = 0.6. We observe that for the high
Cc = 4 Gbps circuit bandwidth limit, the mean packet delay
as well as the standard deviation of the packet delay ob-
tained from simulations increase approximately linearly with
increasing mean circuit holding time 1/µ. The Cc = 4 Gbps
circuit bandwidth limit permits sufficiently large fluctuations
of the circuit bandwidth β for the χ = 0.5 load, such that
for increasing circuit holding time, the packets increasingly
experience large backlogs that can only be cleared when some
circuits end and release their bandwidth. In contrast, for the
lower circuit bandwidth limit CC = 2 Gbps, which severely
limits fluctuations of the circuit bandwidth β for the high
circuit traffic load χ = 0.5, the mean and standard deviation
of the packet delay remain essentially constant for increasing
1/µ.
D. Impact of Offered Circuit Traffic Load χ
In Table. IV, we examine the impact of the circuit traffic
load χ on the DyCaPPON performance more closely. We keep
the packet traffic load fixed at pi = 0.7 and examine the
average circuit blocking probability B¯ and the mean packet
delay D as a function of the circuit traffic load χ. We observe
from Table. IV that, as expected, the mean circuit blocking
probability B¯ increases with increasing circuit traffic load χ,
whereby analysis closely matches the simulations.
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Fig. 10. Impact of circuit service limit Cc: Mean circuit blocking probability
B¯ (from analysis, Eqn. (10)) and mean packet delay D (from analysis and
simulation) as a function of transmission rate limit for circuit service Cc;
fixed mean circuit holding time 1/µ = 0.02 s.
For the packet traffic, we observe from Table IV a very
slight increase in the mean packet delays D as the circuit traffic
load χ increases. This is mainly because the transmission rate
limit Cc for circuit service bounds the upstream transmission
bandwidth the circuits can occupy to no more than Cc in each
cycle. As the circuit traffic load χ increases, the circuit traffic
utilizes this transmission rate limit Cc more and more fully.
However, the packet traffic is guaranteed a portion 1−Cc/C of
the upstream transmission bandwidth. Formally, as the circuit
traffic load χ grows large (χ→∞), the mean aggregate circuit
bandwidth β¯ approaches the limit Cc, resulting in a lower
bound for the packet traffic load limit (16) of pimax = 1 −
max{2τ/Γ, Cc/C} − (ωo + ωu)/Γ and corresponding upper
bounds for the effective packet traffic intensity pieff and the
mean packet delay D.
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Fig. 11. Impact of low-packet-traffic polling mode: Mean packet delay D
as a function of packet traffic load pi.
E. Impact of Limit Cc for Circuit Service
In Fig. 10 we examine the impact of the transmission rate
limit Cc for circuit traffic. We consider different compositions
χ, pi of the total traffic load χ + pi = 1.05. We observe
from Fig. 10(a) that the average circuit blocking probability B¯
steadily decreases for increasing Cc. In the example in Fig. 10,
the average circuit blocking probability B¯ drops to negligible
values below 1 % for Cc values corresponding to roughly twice
the offered circuit traffic load χ. For instance, for circuit load
χ = 0.25, B¯ drops to 0.9 % for Cc = 5 Gb/s. The limit Cc
thus provides an effective parameter for controlling the circuit
blocking probability experienced by customers.
From Fig. 10(b), we observe that the mean packet delay
abruptly increases when the Cc limit reduces the packet traffic
portion 1−Cc/C of the upstream transmission bandwidth to
values near the packet traffic intensity pi. We also observe
from Fig. 10(b) that the approximate packet delay analysis
is quite accurate for small to moderate Cc values (the slight
delay overestimation is due to neglecting the low packet traffic
polling), but underestimates the packet delays for large Cc.
Large circuit traffic limits Cc give the circuit traffic more
flexibility for causing fluctuations of the occupied circuit
bandwidth, which deteriorate the packet service. Summarizing,
we see from Fig. 10(b) that as the effective packet traffic
intensity pi/(1−Cc/C) approaches one, the mean packet delay
increases sharply. Thus, for ensuring low-delay packet service,
the limit Cc should be kept sufficiently below (1− pi)C.
When offering circuit and packet service over shared PON
upstream transmission bandwidth, network service providers
need to trade off the circuit blocking probabilities and packet
delays. As we observe from Fig. 10, the circuit bandwidth
limit Cc provides an effective tuning knob for controlling this
trade-off.
F. Impact of Low-Packet-Traffic Mode Polling
The Fig. 11 we examine the impact of low-packet-traffic
mode polling from Section IV-A1 on the mean packet delay
D. We observe from Fig. 11 that low-packet-traffic mode
polling substantially reduces the mean packet delay compared
to conventional polling for low packet traffic loads. This delay
reduction is achieved by the the more frequent polling which
serves packets quicker in cycles with low load due to circuit
traffic.
VII. CONCLUSION
We have proposed and evaluated DyCaPPON, a passive
optical network that provides dynamic circuit and packet
service. DyCaPPON is based on fixed duration cycles, en-
suring consistent circuit service, that is completely unaffected
by the packet traffic load. DyCaPPON masks the round-trip
propagation delay for polling of the packet traffic queues
in the ONUs with the upstream circuit traffic transmissions,
providing for efficient usage of the upstream bandwidth. We
have analyzed the circuit level performance, including the
circuit blocking probability and delay experienced by circuit
traffic in DyCaPPON, as well as the bandwidth available
for packet traffic after serving the circuit traffic. We have
also conducted an approximate analysis of the packet level
performance.
Through extensive numerical investigations based on the
analytical performance characterization of DyCaPPON as well
as verifying simulations, we have demonstrated the circuit and
packet traffic performance and trade-offs in DyCaPPON. The
provided analytical performance characterizations as well as
the identified performance trade-offs provide tools and guid-
ance for dimensioning and operating PON access networks
that provide a mix of circuit and packet oriented service.
There are several promising directions for future research on
access networks that flexibly provide both circuit and packet
service. One important future research direction is to broadly
examine cycle-time structures and wavelength assignments in
PONs providing circuit and packet service. In particular, the
present study focused on a single upstream wavelength channel
operated with a fixed polling cycle duration. Future research
should examine the trade-offs arising from operating multiple
upstream wavelength channels and combinations of fixed- or
variable-duration polling cycles. An exciting future research
direction is to extend the PON service further toward the
individual user, e.g., by providing circuit and packet service on
integrated PON and wireless access networks, such as [92]–
[97], that reach individual mobile users or wireless sensor
networks [98]–[100]. Further, exploring combined circuit and
packet service in long-reach PONs with very long round
trip propagation delays, which may require special protocol
mechanisms, see e.g., [101]–[103], is an open research di-
rection. Another direction is to examine the integration and
interoperation of circuit and packet service in the PON access
network with metropolitan area networks [104]–[109] and
wide area networks to provide circuit and packet service [32].
APPENDIX: EVALUATION OF EQUILIBRIUM PROBABILITIES
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In this Appendix, we present the recursive Kaufman-Roberts
algorithm [83, p. 23] for computing the equilibrium proba-
bilities q(β), 0 ≤ β ≤ Cc that the currently active circuit
occupy an aggregated bandwidth β. For the execution of the
algorithm, the given circuit bandwidths b1, b2, . . . , bK and
limit Cc are suitably normalized so that incrementing β in
integer steps covers all possible combinations of the circuit
bandwidth. For instance, in the evaluation scenario considered
in Section VI-A, all circuit bandwidth are integer multiples
of 52 Mb/s. Thus, we normalize all bandwidths by 52 Mb/s
and for e.g., Cc = 5 Gb/s execute the following algorithm
for β = 0, 1, 2, . . . , 96. (The variables bk, Cc, and β refer to
their normalized values, e.g., Cc = 96 for the Cc = 5 Gb/s
example, in the algorithm below).
The algorithm first evaluates unnormalized occupancy prob-
abilities g(β) that relate to a product-form solution of the
stochastic knapsack [83]. Subsequently the normalization term
G for the occupancy probabilities is evaluated, allowing then
the evaluation of the actual occupancy probabilities q(β).
1. Set g(0)← 1 and g(β)← 0 for β < 0.
2. For β = 1, 2, . . . , Cc, set
g(β)←
1
β
K∑
k=1
bkpkλc
µ
g(β − bk). (23)
3. Set
G =
Cc∑
β=0
g(β). (24)
4. For β = 0, 1, . . . , Cc, set
q(β)←
g(β)
G
. (25)
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